

Reg. No. ~~XXXXXXXXXX~~Name : ~~XXXXXXXXXX~~VIT<sup>®</sup>

Vellore Institute of Technology

(Deemed to be University under section 3 of UGC Act, 1956)

## Continuous Assessment Test I – September 2022

Programme	: B.Tech (CSE, CSE(AIR), CSE(CPS), CSE(AI&ML))	Semester	: FS 2022-23
Course	: DIGITAL SYSTEM DESIGN	Code	: BECE102L
Faculty	: Dr. HENRIDASS A	Class Nbr	: CH2022231001875
Time	: 90 Minutes	Slot	: E2+TE2
		Max. Marks	: 50

Answer Any 5 questions

Q. No.	Sub. Sec.	Questions	Marks
1.	a)	Simplify the expression using Boolean laws $AB + (AC)' + AB'C(AB+C)$	[5]
	b)	Implement the following expression using the CMOS structure and explain the operation of the circuit using any one input combination. $Y = (ABC+DE)'$	[5]
2.	a)	Reduce the following function using K-map technique. $F(A, B, C, D) = \prod M(0, 3, 4, 7, 8, 10, 12, 14) + d(2, 6)$ . Implement the function using only NOR gates. Examine the input, output conditions of the gates given in Fig.1 and identify the faulty gates.	[7]
		<p>Fig. 1</p>	[3]
		Design a combinational logic circuit using Verilog HDL in data flow modelling which is used to instruct a Floor cleaning robot to recharge ( $R=1$ ) itself only when a specific set of following conditions are met. (i). When its battery is low ( $B = 1$ ) or (ii). When the working time is over ( $T=1$ ) or (iii). When vacuuming is complete ( $V=1$ ), and when waxing is complete ( $W=1$ ).	[10]

✓	<p>Find all the errors (syntax and logical) in the following Verilog declarations.</p> <pre> <del>module</del> Exmpl-3(A, B, C, D, F) // Line 1 inputs A, b, C, Output D, F, // Line 2 output B; // Line 3 and (A, B, D); // Line 4 and g1(y,A,B); // Line 5 not g2(D, A, C); // Line 6 OR (F, B; C); // Line 7 endmodule; // Line 8 </pre>	[10]
✓	<p>Design a full-subtractor circuit with three inputs <math>x, y, B_{in}</math> and two outputs <math>Diff</math> and <math>B_{out}</math>. The circuit subtracts <math>x - y - B_{in}</math>, where <math>B_{in}</math> is the input borrow, <math>B_{out}</math> is the output borrow, and <math>Diff</math> is the difference.</p>	[10]
✓	<p>Implement the function <math>f(w_1, w_2, w_3) = \sum m(1, 3, 5, 7)</math> by using a 3-to-8 binary decoder and an OR gate.</p>	[5]
✓	<p>Implement a full adder combinational circuit using two half adders.</p>	[5]

⇔ ⇔ ⇔