Reg No: Name:



## Continuous Assessment Test II - October 2022

Programme	: B.Tech. (Computer Science and Engineering)	Semester		Fall 2022-23
Course Title	Computer Architecture and Organization	Course Code Class Nbr(s)		BCSE205L  CH2022231001226/ CH2022231001229/ CH2022231001232/ CH2022231001235/ CH2022231001239/ CH2022231002101
Faculty	: Dr. Prabhakar Rao/Prof. Nivedita/Dr. Punitha/ Dr. Monica /Dr Bhavadharini /Dr. Manas	Slot(s)	L	C1+TC1
Time	: 90 Minutes	Max. Marks	:	50

## ANSWER ALL QUESTIONS

1.	Your friend has made a fixed deposit of an amount (P in Rs) in a bank for some period of time (T in years). It is known to your friend that the bank gives a rate of interest (R%) on fixed deposits to each of their customers. Help him calculate the final amount that would be paid to him on the maturity of the fixed deposit. Use the following formula to calculate the maturity amount:	10
	$Maturity\ Amount = P + \frac{P \times R \times T}{100}$	
	Device an assembly code using 0-address, 1-address and 2-address instruction format that does this task assuming all the values are stored in the registers. Explain each instruction clearly to achieve the final result. [4+3+3=10 marks]	
2.	Figure 1 depicts the memory scenario with addresses in decimal. In this scenario, the program counter value is 290, the R1 register contains 700 and the index register contains 180, find out the effective address of the operand and the operand value with proper justifications by considering the following addressing modes individually.  i. Register Indirect addressing  ii. Direct addressing  iii. Relative addressing  iv. Index addressing  v. Auto decrement addressing	10

_	Address	Memory						
	290	Load to AC Mode						
	291	Address = 370						
	292	Next Instruction						
	349	375						
	350	450						
	351	290						
	352	400						
	370	550						
		450						
	550	350						
	551	600						
	660	150						
	661	800						
	662	850						
	699	799						
	700	800						
		800						
	Fig.1	: Memory Scen	ario	10				
3.	Illustrate the ar	chitectural des	gn of the Single Cycle Data Path to fetch and execute the	10				
٥.	following instru	ctions.						
	MO'	V AX, R1						
		AX, R2						
	MO	V (R3), AX	control sequence steps involved in the architecture with					
	Write down the	e micro routin	(4.6–10 marks)					
	respect to the gr	ven instructions	[4+6=10 marks]	10				
4	seven hite to re	present a tag.	containing 256 blocks uses six bits to represent an offset and the main memory address uses 13bits to represent a block	10				
	number. Assumi	ing each word i	byte addressable, compute the following:					
	a) Number	of blocks in the	main memory [2 marks]					
	b) Number	of words in eac	h cache block [2 marks]					
	c) Size of th	ne cache memo	y [2 marks]					
	d) Size of the	ne main memor	[2 marks]					
	a) k value f	or the given sce	nario [2 marks]					
_	1) A sompony no	med Stom has	manufactured a two-level hierarchical cache system (L1 and	10				
5	I) A company no	L2) where the access time of 2 and 10 clock cycles for L1-cache and L2-cache respectively.						
	L2) where the ac	Stha I 2 cache	s one third of the L1-cache with a miss penalty of 50 clock					
	The miss rate of	the L2-cache	Way being the chief designer of the processor find the					
	cycles from L2	to main memo	ry. You being the chief designer of the processor, find the					
	miss rate of L1	and L2 if the a	verage memory access time for this cache architecture is 4					
	clock cycles. [7]	marks]						
	::) In there a ne	ed to include	nulti-level cache in a computer architecture? Justify your					
	II) Is there a ne	halm of a diagra	m [3 marks]					
	answer with the	neip of a diagra	II. [5 III at 165]					